Abstract collage of science-related imagery

Energy-Efficient Computing: from Devices to Architectures (E2CDA)

Status: Archived

Archived funding opportunity

This document has been archived.

Important information about NSF’s implementation of the revised 2 CFR

NSF Financial Assistance awards (grants and cooperative agreements) made on or after October 1, 2024, will be subject to the applicable set of award conditions, dated October 1, 2024, available on the NSF website. These terms and conditions are consistent with the revised guidance specified in the OMB Guidance for Federal Financial Assistance published in the Federal Register on April 22, 2024.

Important information for proposers

All proposals must be submitted in accordance with the requirements specified in this funding opportunity and in the NSF Proposal & Award Policies & Procedures Guide (PAPPG) that is in effect for the relevant due date to which the proposal is being submitted. It is the responsibility of the proposer to ensure that the proposal meets these requirements. Submitting a proposal prior to a specified deadline does not negate this requirement.

A Joint Initiative between NSF and SRC

Synopsis

There is a consensus across the many industries touched by our ubiquitous computing infrastructure that future performance improvements across the board are now severely limited by the amount of energy it takes to manipulate, store, and critically, transport data. While the limits and tradeoffs for this performance-energy crisis vary across the full range of application platforms, they have all reached a point at which evolutionary approaches to addressing this challenge are no longer adequate.    Truly disruptive breakthroughs are now required, and not just from any one segment of the technology stack. Rather, due to the complexity of the challenges, revolutionary new approaches are needed at each level in the hierarchy. Furthermore, simultaneous co-optimization across all levels is essential for the creation of new, sustainable computing platforms.     These simultaneous technical and organizational challenges have never been as complex or as critically important as they are now. The urgency of solving the multi-disciplinary technical challenges will require new methods of collaboration and organization among researchers.   Therefore, a comprehensive and collaborative approach must be undertaken to maximize the potential for successfully identifying and implementing revolutionary solutions to break through the bottleneck of energy-constrained computational performance. Programmers, system architects, circuit designers, chip processing engineers, material scientists, and computational chemists must all explore these new paths together to co-design an optimal solution path.    The National Science Foundation (NSF) and the Semiconductor Research Corporation (SRC) recognize this need, and agree to embark on a new collaborative research program to support compelling research that is of paramount importance to industry, academia and society at large. This partnership will specifically support new research to minimize the energy impacts of processing, storing, and moving data within future computing systems, and will be synergistic with other research activities that address other aspects of this overarching energy-constrained computing performance challenge.   The jointly supported research effort aligns with interagency initiatives and priorities, including the National Strategic Computing Initiative and the nanotechnology-inspired Grand Challenge for Future Computing

Program contacts

Sankar Basu
Program Director
sabasu@nsf.gov (703) 292-7843 CISE/CCF
Dimitris Pavlidis
Program Director
dpavlidi@nsf.gov (703) 292-2216
An Chen
Executive Director
an.chen@src.org (914) 945-2244

Awards made through this program

Browse projects funded by this program
Map of recent awards made through this program